<pre id="bbfd9"><del id="bbfd9"><dfn id="bbfd9"></dfn></del></pre>

          <ruby id="bbfd9"></ruby><p id="bbfd9"><mark id="bbfd9"></mark></p>

          <p id="bbfd9"></p>

          <p id="bbfd9"><cite id="bbfd9"></cite></p>

            <th id="bbfd9"><form id="bbfd9"><dl id="bbfd9"></dl></form></th>

            <p id="bbfd9"><cite id="bbfd9"></cite></p><p id="bbfd9"></p>
            <p id="bbfd9"><cite id="bbfd9"><progress id="bbfd9"></progress></cite></p>

            碩士研究生的英文簡歷

            時間:2024-08-23 04:46:31 英文簡歷模板 我要投稿
            • 相關推薦

            碩士研究生的英文簡歷

             
            luBin wang

            碩士研究生的英文簡歷

            Male, born in 1980.1

            Signal and Information Processing

            Xidian University, Xi’an, Shaanxi, China.

            TEL:

            Email:
             

            Job Desired

                     Signal Processing Algorithm Engineer

                     Electronic engineer with emphasis _disibledevent=EN-US style="FONT-SIZE: 10.5pt; FONT-FAMILY: Verdana">FPGA design and development

            Education

            9/2005–  now  M.S., Signal and Information Processing, Xidian University

            9/1998-7/2002 B.S., Electronic Information Engineering, Yanshan University

            Language

            English (CET-6)

            Especially adept at reading and writing English material for researching

            Experience, Knowledge

                     Computer knowledge: Windows, LINUX, MS Office Software

                     Team oriented, love to work in highly motivated teams

                     Good communication skills

                     In-depth understanding of special knowledge in the field of Signal and Information Processing

                     Programming skills: good experience in C and assembly programming languages for signal processing

                     Full competence in the design of digital filter and filter banks

                     Experience of system simulation with MATLAB

                     Skilled in using FPGA and Verilog-HDL for designing digital system, especially have a profound understanding of the algorithms implemented with FPGA for Digital Down-sampling Converter (DDC), Digital Up-sampling Converter (DUC) and Crest Factor Reduction (CFR)

                     Familiar with TD-SCDMA. Participated in the research and development of ZXTR R01 (Remote Radio Unit in the TD-SCDMA communication system) in the Xi’an R&D Center of ZTE among recently 10 months. Completed the FPGA designing and debugging of this system

            Publications

                     《An Efficient Algorithm for Designing Cosine Modulated Filter Banks with Linear Phase Satisfy Perfect Reconstruction》 ICCCAS 2007  2007.7  (indexed by EI)

                     《An Efficient Weighted Lp Algorithm for the Design of Non-uniform Filter Banks》ISPACS 2007 2007.10  (indexed by EI)

             

            【碩士研究生的英文簡歷】相關文章:

            英文簡歷03-07

            CV英文簡歷模板英文簡歷模板01-25

            英文簡歷83--英文簡歷模板.doc01-16

            國內英文簡歷與國外英文簡歷的區別01-18

            英文簡歷45-標準英文簡歷.doc01-16

            英文簡歷60--我的英文簡歷.doc01-16

            英文簡歷82--英文簡歷模板.doc01-16

            英文簡歷59--我的英文簡歷.doc01-16

            國外英文簡歷與國內英文簡歷的區別01-16

            國外英文簡歷與國內英文簡歷區別12-29

                    <pre id="bbfd9"><del id="bbfd9"><dfn id="bbfd9"></dfn></del></pre>

                    <ruby id="bbfd9"></ruby><p id="bbfd9"><mark id="bbfd9"></mark></p>

                    <p id="bbfd9"></p>

                    <p id="bbfd9"><cite id="bbfd9"></cite></p>

                      <th id="bbfd9"><form id="bbfd9"><dl id="bbfd9"></dl></form></th>

                      <p id="bbfd9"><cite id="bbfd9"></cite></p><p id="bbfd9"></p>
                      <p id="bbfd9"><cite id="bbfd9"><progress id="bbfd9"></progress></cite></p>
                      飘沙影院